

1. **A dual issue queued pipelined Java processor TRAJA-toward an open source processor project**

Shimizu, N.; Naito, M.;

ASICs, 1999. AP ASIC '99. The First IEEE Asia Pacific Conference on

23-25 Aug. 1999 Page(s):213 - 216

Digital Object Identifier 10.1109/APASIC.1999.824066

[AbstractPlus](#)[| Full Text:](#)[PDF\(264](#)[KB\) IEEE](#)[CNR](#)[Rights and](#)[Permissions](#)2. **H. 264 Decoder at HD Resolution on a Coarse Grain Dynamically Reconfigurable Architecture**

Ganesan, M.K.A.; Singh, S.; May, F.; Becker, J.;

Field Programmable Logic and Applications, 2007. FPL 2007. International Conference on

27-29 Aug. 2007 Page(s):467 - 471

Digital Object Identifier 10.1109/FPL.2007.4380691

[AbstractPlus | Full Text: PDF\(2691 KB\) IEEE CNR](#)[Rights and Permissions](#)3. **A four-processor building block for SIMD processor arrays**

Fisher, A.L.; Highnam, P.T.; Rockoff, T.E.;

Solid-State Circuits, IEEE Journal of

Volume 25, Issue 2, April 1990 Page(s):369 - 375

Digital Object Identifier 10.1109/4.52158

[AbstractPlus | Full Text: PDF\(760 KB\) IEEE JNL](#)[Rights and Permissions](#)4. **A mainframe processor in CMOS technology with 0.5 μ m channel length**

Schettler, H.; Hajdu, J.; Getzlaff, K.; Loehlein, W.-D.; Starke, C.-W.;

Solid-State Circuits Conference, 1990. Digest of Technical Papers, 37th ISSCC, 1990 IEEE International

14-16 Feb. 1990 Page(s):50 - 51

Digital Object Identifier 10.1109/ISSCC.1990.110124

[AbstractPlus | Full Text: PDF\(276 KB\) IEEE CNR](#)[Rights and Permissions](#)5. **The architecture of a processor array for video decomposition**

Mayer, A.C.;

Consumer Electronics, IEEE Transactions on

Volume 39, Issue 3, Aug. 1993 Page(s):565 - 569

Digital Object Identifier 10.1109/30.234636

[AbstractPlus | Full Text: PDF\(328 KB\) IEEE JNL](#)[Rights and Permissions](#)6. **Design of Digital Audio DSP Core**

Chang Won Ryu; Dong Hun Lee; Hua Jun Chi; Kyoung Su Kwan; Tae Hoon Kim; Ju Sung Park;

Strategic Technology, The 1st International Forum on

18-20 Oct. 2006 Page(s):59 - 62

Digital Object Identifier 10.1109/FOST.2006.312246

[AbstractPlus | Full Text: PDF\(3842 KB\) IEEE CNR](#)[Rights and Permissions](#)7. **HW/SW codesign of the MPEG-2 video decoder**









Verderber, M.; Zemva, A.; Trost, A.;

Parallel and Distributed Processing Symposium, 2003. Proceedings, International

22-26 April 2003 Page(s):7 pp.

Digital Object Identifier 10.1109/IPDPS.2003.1213330

[AbstractPlus | Full Text: PDF\(1347 KB\) IEEE CNR](#)[Rights and Permissions](#)

-  **8. Polymorphic processors: how to expose arbitrary hardware functionality to programmers?**
 Vassiliadis, S.;
Parallel Architecture and Compilation Techniques, 2004. PACT 2004. Proceedings. 13th International Conference on
 29 Sept.-3 Oct. 2004 Page(s):239
 Digital Object Identifier 10.1109/PACT.2004.1342557
[AbstractPlus](#) | [Full Text: PDF](#) (230 KB) IEEE CNF
[Rights and Permissions](#)
-  **9. In-system FPGA prototyping of an Itanium microarchitecture**
 Wunderlich, R.E.; Hoe, J.C.;
Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International Conference on
 11-13 Oct. 2004 Page(s):288 - 294
 Digital Object Identifier 10.1109/ICCD.2004.1347935
[AbstractPlus](#) | [Full Text: PDF](#) (471 KB) IEEE CNF
[Rights and Permissions](#)
-  **10. Dynamic addressing memory arrays with physical locality**
 Hsu, S.; Shih-Lien Lu; Shih-Chang Lai; Krishnamurthy, R.; Lai, K.;
Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM International Symposium on
 18-22 Nov. 2002 Page(s):161 - 170
 Digital Object Identifier 10.1109/MICRO.2002.1176247
[AbstractPlus](#) | [Full Text: PDF](#) (312 KB) IEEE CNF
[Rights and Permissions](#)
-  **11. Custom processor design using NISC: a case-study on DCT algorithm**
 Gorjara, B.; Gajski, D.;
Embedded Systems for Real-Time Multimedia, 2005. 3rd Workshop on
 22-23 Sept. 2005 Page(s):55 - 60
 Digital Object Identifier 10.1109/ESTMED.2005.1518072
[AbstractPlus](#) | [Full Text: PDF](#) (461 KB) IEEE CNF
[Rights and Permissions](#)
-  **12. The NSR processor**
 Brunvand, E.;
System Sciences, 1993. Proceeding of the Twenty-Sixth Hawaii International Conference on
 Volume 1, 5-8 Jan 1993 Page(s):426 - 435 vol.1
 Digital Object Identifier 10.1109/HICSS.1993.270622
[AbstractPlus](#) | [Full Text: PDF](#) (723 KB) IEEE CNF
[Rights and Permissions](#)
-  **13. Determining the optimum extended instruction-set architecture for application specific reconfigurable VLIW CPUs**
 Alippi, C.; Fornaciari, W.; Pozzi, L.; Sami, M.;
Rapid System Prototyping, 12th International Workshop on, 2001.
 25-27 June 2001 Page(s):50 - 56
 Digital Object Identifier 10.1109/IRWSP.2001.933838
[AbstractPlus](#) | [Full Text: PDF](#) (596 KB) IEEE CNF
[Rights and Permissions](#)
-  **14. Implementation of RISC Processor on FPGA**
 Mane, P.S.; Gupta, I.; Vasantha, M.K.;
Industrial Technology, 2006. ICIT 2006. IEEE International Conference on
 15-17 Dec. 2006 Page(s):2096 - 2100
 Digital Object Identifier 10.1109/ICIT.2006.372448
[AbstractPlus](#) | [Full Text: PDF](#) (2451 KB) IEEE CNF
[Rights and Permissions](#)
-  **15. Implementation of H.264/AVC decoder for mobile video applications**
 Suh Ho Lee, Ji Hwan Park; Seon Wook Kim; Sung Jea Ko; Suki Kim;
Design Automation, 2006. Asia and South Pacific Conference on
 24-27 Jan. 2006 Page(s):2 pp.

Digital Object Identifier 10.1109/ASPAC.2006.1594666

[AbstractPlus](#) | [Full Text: PDF \(326 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)

16. Entropy Coding on a Programmable Processor Array for Multimedia SoC

Osono, R.R.; Bruguera, J.D.;

Application-specific Systems, Architectures and Processors, 2007. ASAP. IEEE International Conf. on
9-11 July 2007 Page(s):222 - 227

Digital Object Identifier 10.1109/ASPAC.2007.4429984

[AbstractPlus](#) | [Full Text: PDF \(257 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)

17. Implementation of H.264/AVC decoder for mobile video applications

Suh Ho Lee; Jeong Hun Kim; Ji Hwan Park; Seon Wook Kim; Suki Kim;

Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on
21-24 May 2006 Page(s):4 pp.

Digital Object Identifier 10.1109/ISCAS.2006.1693901

[AbstractPlus](#) | [Full Text: PDF \(1440 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)

18. COS/MOS parallel processor array

Aaspa, A.; Dingwall, A.;

Solid-State Circuits Conference, Digest of Technical Papers, 1970. IEEE International
Volume XIII, Feb. 1970 Page(s):118 - 119

[AbstractPlus](#) | [Full Text: PDF \(448 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)

19. A 650-MHz, IA-32 microprocessor with enhanced data streaming for graphics and video

Senthinathan, R.; Fischer, S.; Rangchi, H.; Yazdanmehr, H.;

Solid-State Circuits, IEEE Journal of
Volume 34, Issue 11, Nov. 1999 Page(s):1454 - 1465

Digital Object Identifier 10.1109/4.799850

[AbstractPlus](#) | [References](#) | [Full Text: PDF \(1096 KB\)](#) | [IEEE JNL](#)

[Rights and Permissions](#)

20. A design of 500MHz 10-read 6-write register file

Yu Qian; Wang Dong-hui; Zhang Tie-jun; Hou Chao-huan;

ASIC, 2005. ASICON 2005. 8th International Conference On
Volume 1, 24-27 Oct. 2005 Page(s):311 - 315

Digital Object Identifier 10.1109/ASIC.2005.1611301

[AbstractPlus](#) | [Full Text: PDF \(1504 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)

21. Low-energy heterogeneous digit-serial Reed-Solomon codecs

Song, L.; Parhi, K.K.; Kuroda, I.; Nishitani, T.;

Acoustics, Speech and Signal Processing, 1996. Proceedings of the 1996 IEEE International Conference on
Volume 5, 12-15 May 1996 Page(s):3049 - 3052 vol.5

Digital Object Identifier 10.1109/ICASSP.1996.678169

[AbstractPlus](#) | [Full Text: PDF \(456 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)

22. The design of a linear image processor

Fung, Y.-F.; Fountain, T.J.;

TENCON'99. Technology Enabling Tomorrow: Computers, Communications and Automation towards the 21st Century, 1999. IEEE
Region 10 International Conference.

11-13 Nov. 1999 Page(s):998 - 1002 vol.2

Digital Object Identifier 10.1109/TENCON.1999.272039

[AbstractPlus](#) | [Full Text: PDF \(312 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)

**23. ARM7 compatible 32-bit RISC processor design and verification**

Geun-young Jeong; Ju-sung Park; Hyun-woo Jo; Byung-woo Yoon; Myung-jin Lee;
Science and Technology, 2005. KORUS 2005. Proceedings. The 9th Russian-Korean International Symposium on
26 June-2 July 2005 Page(s) 607 - 610
Digital Object Identifier 10.1109/KORUS.2005.1507795
[Abstract Plus](#) | [Full Text: PDF \(226 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

**24. Design of 32-bit RISC processor and efficient verification**

Geun-young Jeong; Ju-sung Park;
Science and Technology, 2003. Proceedings. KORUS 2003. The 7th Korea-Russia International Symposium on
Volume 2, 26 June-6 July 2003 Page(s) 222 - 227 vol.2
Digital Object Identifier 10.1109/KORUS.2003.1222609
[Abstract Plus](#) | [Full Text: PDF \(379 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

**25. Optoelectronic look-up table using VCSEL-based logic**

Mitkas, P.A.; Irakliotis, L.J.; Beyette, F.R., Jr.; Feld, S.A.; Wilmsen, C.W.;
Lasers and Electro-Optics Society Annual Meeting, 1993. LEOS '93 Conference Proceedings. IEEE
15-18 Nov. 1993 Page(s) 71 - 72
Digital Object Identifier 10.1109/LEOS.1993.379121
[Abstract Plus](#) | [Full Text: PDF \(144 KB\)](#) [IEEE CNF](#)